

E201-9S Decoding the BiSS information

The E201-9S interrogates a BiSS C encoder and allows data to be read by a PC with simple ASCII commands via a USB connection and a virtual COM port. The features of the BiSS data transmission and the details of the data packets are described in this document.

E201-9S supports unidirectional communication for absolute SSI and BiSS C encoders (without register access).



Related products



AksIM-2 & **AksIM-4** Rotary Absolute Magnetic Encoders



Artos Rotary Absolute Magnetic Encoder



LA11 Linear Absolute Magnetic Encoder



Orbis Rotary Absolute Magnetic Encoder



OnAxis Housed Absolute Rotary Magnetic Encoders

BiSS C (unidirectional) timing diagram



MA line is idle high. Communication is initiated with first falling edge.

The encoder responds by setting SLO low on the second rising edge at MA.

When the encoder is ready for the next request cycle, it indicates this to the master by setting SLO high. The absolute position and CRC data are in binary format and are sent with the MSB first.

Reading the encoder is started by sending the ASCII character "4" to the E201-9S interface. No CR character is required after the command.

The E201-9S returns a 16-character hexadecimal string + CR with 64 SLO bits, synchronized with 64 clocks MA.

Available in E201 interface version 1.16 (and later).

The data packet (with position, status and CRC) starts directly after the "010" sequence (ACK, Start, CDS).

If the sequence ACK is too long and the data packet falls out of the 64-bit word read by the E201-9S, the clock frequency of MA must be reduced.

Since the E201-9S does not make the line-delay compensation, it is possible that at some setting of MA clock frequency, the readout data will not be stable and produce CRC errors. In this case, select a different MA clock setting.

For the MA clock setting, see the "Mn" command in document E201D01, available at RLS Media Center.

Recommended clock frequencies for Renishaw Resolute encoders are 280 kHz and 560 kHz.



Encoder used in example 1:

Type: Linear absolute encoder, BiSS output Resolution: 0.05 μ m Position length: 32 bits Status length: 2 bits (active low) CRC length: 6 bits, polynomial x⁶ + x¹ + 1 (Represented also as 0x43), inverted

Example of the response to the "4" command: **c0040030320ffac0** (hex)

Respo	onse															Format
С	0	0	4	0	0	3	0	3	2	0	F	F	А	С	0	Нех
1100	0000	0000	0100	0000	0000	0011	0000	0011	0010	0000	1111	1111	1010	1100	0000	Binary
Decod	ing the	respoi	nse into	o Positi	on, Sta	tus and	d CRC:									
First	two bi	ts are a	always	"1"												
11 00	0000	0000	0100	0000	0000	0011	0000	0011	0010	0000	1111	1111	1010	1100	0000	
Next	"0" bit	s are t	he ACK	bits.												
Num	ber of	ACK bi	ts depe	ends o	n enco	der's la	tency	and Bi	SS frec	luency	•					
11 00	0000	0000	0 100	0000	0000	0011	0000	0011	0010	0000	1111	1111	1010	1100	0000	АСК
Start	bit is a	lways	"1"													
1100	0000	0000	0100	0000	0000	0011	0000	0011	0010	0000	1111	1111	1010	1100	0000	Start Bit
CDS b	oit is al	ways "	'0''													
1100	0000	0000	01 0 0	0000	0000	0011	0000	0011	0010	0000	1111	1111	1010	1100	0000	CDS
32 bit	s of PC	ositio	N = 0x(001819	07 = 15	79271	count	s								
1100	0000	0000	010 0	0000	0000	0011	0000	0011	0010	0000	111 1	1111	1010	1100	0000	POSITION
2 STA	TUS bit	ts = 0x(03													
1100	0000	0000	0100	0000	0000	0011	0000	0011	0010	0000	111 1	1 111	1010	1100	0000	STATUS
6 CRC	bits =	0x3D														
1100	0000	0000	0100	0000	0000	0011	0000	0011	0010	0000	1111	1111	101 0	1100	0000	CRC
Ianor	ed bit	5														
1100	0000	0000	0100	0000	0000	0011	0000	0011	0010	0000	1111	1111	101 0	1100	0000	Ignored
1100			0100		0000											Ignoreu

Calculated encoder position = 1579271 counts × 0.05 μ m = 78963.55 μ m = 78.96355 mm The status bits are 11. Since they are active low, the encoder operation is correct (no error, no warning).

Encoder used in example 2:

Type: Linear absolute encoder, BiSS output Resolution: 1 μ m Position length: 26 bits Status length: 2 bits (active low) CRC length: 6 bits, polynomial x⁶ + x¹ + 1 (Represented also as 0x43), inverted

Response to the "4" command: **c002001fee790000** (hex) is decoded in binary as:

ACK
CDS
Status
Ignored

Start Bit
Position data
CRC

1100 0000 0000 0010 0000 0000 0001 1111 1100 1110 0111 1001 0000 0000 0000 0000
Image: Comparison of the state of the sta

32697 decimal 32697 × 1 μm = 32697 μm = 32.697 mm

For CRC calculation example, refer to the document CRCD01, available at **RLS Media Center**.

Recommended literature:

- Painless guide to CRC error detection algorithm; Ross N. Williams.
- Cyclic Redundancy Code (CRC) Polynomial Selection For Embedded Networks; P. Koopman, T. Chakravarty
- Data sheet L-9709-9005 BiSS C-mode (undirectional) for Resolute encoders: http://www.renishaw.com/en/



Type: Rotary absolute multiturn encoder, BiSS output Resolution: 19 bits Multiturn resolution: 16 bits Status length: 2 bits (active low) CRC length: 6 bits, polynomial x⁶ + x¹ + 1 (Represented also as 0x43), inverted

Example of the response to the "4" command: **c0010000c3298dc0** (hex).

Resp	onse															Format
		0	1	0	0	0	0	6	2	2	9	0		6	0	
C	0	-						C	3	2	_	8	D	C	0	Hex
1100	0000	0000	0001	0000	0000	0000	0000	1100	0011	0010	1001	1000	1101	1100	0000	Binary
Decod	ing the	respoi	nse inte	o Positi	on, Sta	tus and	d CRC:									
First	two bi	s are a	always	"1"												
11 00	0000	0000	0001	0000	0000	0000	0000	1100	0011	0010	1001	1000	1101	1100	0000	
Next	"0" bit	s are t	he ACK	(bits.												
Num	ber of <i>i</i>	ACK bi	ts depe	ends o	n enco	der's la	tency	and Bi	SS frec	luency	•					
11 00	0000	0000	000 1	0000	0000	0000	0000	1100	0011	0010	1001	1000	1101	1100	0000	АСК
Start	bit is a	lways	"1"													
1100	0000	0000	000 1	0000	0000	0000	0000	1100	0011	0010	1001	1000	1101	1100	0000	Start Bit
CDS k	oit is al	ways "	0″													
1100	0000	0000	0001	0 000	0000	0000	0000	1100	0011	0010	1001	1000	1101	1100	0000	CDS
16 bit	ts of of	MULT	ITURN	= 0x1 :	= 1 cou	nt										
1100	0000	0000	0001	0 000	0000	0000	0000	1 100	0011	0010	1001	1000	1101	1100	0000	POSITION
19 bit	ts of SI	NGLET	URN P	OSITIC)N = 27	5096 c	ounts									
1100	0000	0000	0001	0000	0000	0000	0000	1 100	0011	0010	1001	1000	1101	1100	0000	SINGLETURN POSITION
																FOSITION
2 STA	TUS bit	s = 0y	13													
1100	0000	0000	0001	0000	0000	0000	0000	1100	0011	0010	1001	1000	11 01	1100	0000	STATUS
1100	0000	0000														JIAIUS
6 CRC	: bits =	0x1C														
1100	0000	0000	0001	0000	0000	0000	0000	1100	0011	0010	1001	1000	11 01	1100	0000	CRC
Ianor	red bits	5														
																Ignored

Calculated singleturn position = $\frac{275096 \text{ counts}}{2^{19}} \times 360 = 188.8934^{\circ}$

The status bits are 11. Since they are active low, the encoder operation is correct (no error, no warning).

Encoder used in example 4:

Type: Rotary absolute singleturn encoder, BiSS output Resolution: 19 bits Status length: 2 bits (active low) CRC length: 6 bits, polynomial $x^6 + x^1 + 1$ (Represented also as 0x43), inverted

Example of the response to the "4" command: **c0014328ff300000** (hex).

Respo	onse															Format
С	0	0	1	4	3	2	8	F	F	3	0	0	0	0	0	Hex
1100	0000	0000	0001	0100	0011	0010	1000	1111	1111	0011	0000	0000	0000	0000	0000	Binary
Decodi	ing the	respor	nse into	o Positi	on, Sta	tus and	l CRC:									
First t	two bit	ts are a	always	"1"												
11 00	0000	0000	0001	0100	0011	0010	1000	1111	1111	0011	0000	0000	0000	0000	0000	
	"0" bits per of /			ິ bits. ends oi	n enco	der's la	itency	and Bi	SS frec	quency	·					
11 00	0000	0000	000 1	0100	0011	0010	1000	1111	1111	0011	0000	0000	0000	0000	0000	ACK
Start	bit is a	lways	"1"													
1100	0000	0000	000 1	0100	0011	0010	1000	1111	1111	0011	0000	0000	0000	0000	0000	Start Bit
1100	it is al 0000	0000	0001	0 100	0011	0010	1000	1111	1111	0011	0000	0000	0000	0000	0000	CDS
19 bit	0000	0000	0001	5087 co 0100	0011	0010	1000	1111	1111	0011	0000	0000	0000	0000	0000	DOGITION
	TUS bit			0100	0011	0010	1000		1111	0011	0000	0000	0000	0000	0000	POSITION
2 STA	0000	0000	0001	0100	0011	0010	1000	1111	11 11	0011	0000	0000	0000	0000	0000	STATUS
				5100		5010	1000									514105
6 CRC	bits =	0x33														
1100	0000	0000	0001	0100	0011	0010	1000	1111	11 11	0011	0000	0000	0000	0000	0000	CRC
Ignored bits																
				0100	0011	0010	1000	1111	1111	0011	0000	0000	0000	0000	0000	Ignored

The status bits are 11. Since they are active low, the encoder operation is correct (no error, no warning).



Head office

RLS Merilna tehnika d. o. o.

Poslovna cona Žeje pri Komendi Pod vrbami 2 SI-1218 Komenda Slovenia

T +386 1 5272100E mail@rls.si

www.rls.si

Global support

Visit our website to contact your nearest sales representative.

Document issues

Issue	Date	Page	Description
1	24. 8. 2015	-	New document
2	9. 2. 2017	1	BiSS C timing diagram amended
		3	6-bit CRC calculation description amended
3	29. 9. 2023	-	New design
		3 - 6	Examples amended

This product is not designed or intended for use outside the environmental limitations and operating parameters expressly stated on the product's datasheet. Products are not designed or intended for use in medical, military, aerospace, automotive or oil & gas applications or any safety-critical applications where a failure of the product could cause severe environmental or property damage, personal injury or death. Any use in such applications must be specifically agreed to by seller in writing, and is subject to such additional terms as the seller may impose in its sole discretion. Use of products in such applications is at buyer's own risk, and buyer will indemnify and hold harmless seller and its affiliates against any liability, loss, damage or expense arising from such use. Information contained in this datasheet was derived from product testing under controlled laboratory conditions and data reported thereon is subject to the stated tolerances and variations, or if none are stated, then to tolerances and variations consistent with usual trade practices and testing methods. The product's performance outside of laboratory conditions, including when one or more operating parameters is at its maximum range, may not conform to the product's datasheet. Further, information in the product's datasheet does not reflect the performance of the product in any application, end-use or operating environment buyer or its customer may put the product to. Seller and its affiliates make no recommendation, warranty or representation as to the suitability of the product for buyer's application, use, end-product, process or combination with any other product or as to any results buyer or its customer might obtain in their use of the product. Buyer should use its own knowledge, judgment, expertise and testing in selecting the product for buyer's application, end-use and/or operating environment, and should not rely on any oral or written statement, representation, or samples made by seller or its affiliates for any purpose. EXCEPT FOR THE WARRANTIES EXPRESSLY SET FORTH IN THE SELLER'S TERMS AND CONDITIONS OF SALE, SELLER MAKES NO WARRANTY EXPRESS OR IMPLIED WITH RESPECT TO THE PRODUCT, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE, WHICH ARE DISCLAIMED AND EXCLUDED. All sales are subject to seller's exclusive terms and conditions of sale which, where the seller is (a) RLS Merilna tehnika d. o. o., are available at https://www.rls.si/eng/salesterms, (b) Renishaw, Inc., are available at https:// www.renishaw.com/legal/en/--42186, or (c) another person, are available on request, and in each case, are incorporated herein by reference, and are the exclusive terms of sale. No other terms and conditions apply. Buyer is not authorized to make any statements or representations that expand upon or extend the environmental limitations and operating parameters of the products, or which imply permitted usage outside of that expressly stated on the datasheet or agreed to in writing by seller.

RLS Merilna tehnika d. o. o. has made considerable effort to ensure the content of this document is correct at the date of publication but makes no warranties or representations regarding the content. RLS Merilna tehnika d. o. o. excludes liability, howsoever arising, for any inaccuracies in this document. © 2023 RLS d. o. o.